Invention Grant
- Patent Title: Multilayer wiring board and method for testing the same
- Patent Title (中): 多层接线板及其测试方法
-
Application No.: US12072704Application Date: 2008-02-27
-
Publication No.: US07659727B2Publication Date: 2010-02-09
- Inventor: Yoshiyuki Fukami
- Applicant: Yoshiyuki Fukami
- Applicant Address: JP Musashino-Shi
- Assignee: Micronics Japan Co., Ltd.
- Current Assignee: Micronics Japan Co., Ltd.
- Current Assignee Address: JP Musashino-Shi
- Agency: Frishauf, Holtz, Goodman & Chick, P.C.
- Priority: JP2007-049225 20070228
- Main IPC: G01R31/02
- IPC: G01R31/02 ; G01R27/26

Abstract:
A multilayer wiring board has a ceramic substrate, on which a multilayer wiring section is formed. One of the conductor layers has a grounded pattern. Each of the conductor layers has a reference pattern, which is usable as a standard in calculation of an electric capacitance. An electric capacitance is measured between the grounded pattern and the three-dimensional wiring path. On the other hand, a theoretical electrical capacitance is calculated on the basis of a reference value of electric capacitance which has been measured between the reference pattern and the grounded pattern. The measured value for the wiring path is compared to the calculated value to determine whether the three-dimensional wiring path is good or bad. As the multilayer wiring section has the reference patterns, the electric capacitance for the normal wiring path can be obtained by calculation without preparing the normal acceptable product.
Public/Granted literature
- US20080204038A1 Multilayer wiring board and method for testing the same Public/Granted day:2008-08-28
Information query