Invention Grant
US07659751B2 Multiple-output transistor logic circuit 有权
多输出晶体管逻辑电路

Multiple-output transistor logic circuit
Abstract:
A method of designing logic circuit provides a logic circuit which includes a first transistor network and a complementary second transistor network connected at a central node. The central node serves as a first logic output. Each of the transistor networks is also connected to a respective root. A third transistor network is connected between an intermediate node of one of the transistor networks and the network's respective root. The third transistor network has a complementary structure to the transistors between the intermediate node and the central node, and includes a logic output The third transistor network (the graft network) provides a second logic output to the logic circuit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0