Invention Grant
US07660158B2 Programming method to reduce gate coupling interference for non-volatile memory 有权
减少非易失性存储器栅极耦合干扰的编程方法

Programming method to reduce gate coupling interference for non-volatile memory
Abstract:
A non-volatile memory device and programming process is described that compensates for coupling effects on threshold gate voltages of adjacent floating gate or non-conductive floating node memory cells by adjusting the threshold voltage level programmed in view of the data being programmed on a following programming cycle into adjacent memory cells, so that the coupling effect results in the desired target threshold voltages for the cells. In one embodiment of the present invention, memory cell coupling is compensated for by adjusting programming level of one or more memory cells of a first page a memory array to a higher or lower threshold verify target voltage given the data/programming level to be written to directly adjacent memory cells of a second page, so that coupling between the directly adjacent memory cells of the first and second pages brings the memory cells of first page to their final target programming level.
Information query
Patent Agency Ranking
0/0