Invention Grant
US07661039B2 Self-synchronizing bit error analyzer and circuit 失效
自同步位误差分析器和电路

Self-synchronizing bit error analyzer and circuit
Abstract:
A self-synchronizing data bus analyzer is provided which can include a generator linear feedback shift register (LFSR) to generate a first data set, and can include a receiver LFSR to generate a second data set. The data bus analyzer may also include a bit sampler to sample the first data set received through a data bus coupled to the generator LFSR and output a sampled first data set. A comparator can be included to compare the sampled first data set with the second data set generated by the receiver LFSR and provide a signal to the receiver LFSR to adjust a phase of the receiver LFSR until the second data set is substantially the same as the first data set.
Public/Granted literature
Information query
Patent Agency Ranking
0/0