Invention Grant
US07663680B2 Arrangement of circuits in pixels, each circuit shared by a plurality of pixels, in image sensing apparatus
失效
在图像感测装置中，以像素为单位的电路的布置，每个电路由多个像素共享
- Patent Title: Arrangement of circuits in pixels, each circuit shared by a plurality of pixels, in image sensing apparatus
- Patent Title (中): 在图像感测装置中，以像素为单位的电路的布置，每个电路由多个像素共享
-
Application No.: US11184881Application Date: 2005-07-20
-
Publication No.: US07663680B2Publication Date: 2010-02-16
- Inventor: Seiji Hashimoto , Junichi Hoshi
- Applicant: Seiji Hashimoto , Junichi Hoshi
- Applicant Address: JP Tokyo
- Assignee: Canon Kabushiki Kaisha
- Current Assignee: Canon Kabushiki Kaisha
- Current Assignee Address: JP Tokyo
- Agency: Fitzpatrick, Cella, Harper & Scinto
- Priority: JP10-121390 19980430; JP10-138253 19980520; JP11-058437 19990305
- Main IPC: H04N5/335
- IPC: H04N5/335 ; H01L31/062 ; H01L27/00
Abstract:
In an image sensing apparatus having a plurality of unit cells, each including a plurality of photoelectric conversion elements and a common circuit shared by the plurality of photoelectric conversion elements, arranged in either one or two dimensions, the plurality of photoelectric conversion elements are arranged at a predetermined interval.
Public/Granted literature
Information query
