Invention Grant
US07663942B2 Semiconductor memory device having local and global bit lines 失效
具有局部和全局位线的半导体存储器件

Semiconductor memory device having local and global bit lines
Abstract:
A semiconductor memory device includes a plurality of memory cell columns each having a plurality of memory cells, each memory cell including being a static type, a plurality of local bit lines connected to the memory cell columns, a global bit line connected to the local bit lines via a plurality of sense amplifiers, a measurement terminal to which a measurement voltage is applied in a cell current measurement mode, and a plurality of switching circuits provided to correspond to the local bit lines, and configured to electrically connect the measurement terminal and one of the local bit lines in the cell current measurement mode.
Public/Granted literature
Information query
Patent Agency Ranking
0/0