Invention Grant
- Patent Title: Add-subtract coprocessor instruction execution on complex number components with saturation and conditioned on main processor condition flags
- Patent Title (中): 对具有饱和度的复数分量加减去协处理器指令,并以主处理器条件标志为条件
-
Application No.: US12155218Application Date: 2008-05-30
-
Publication No.: US07664930B2Publication Date: 2010-02-16
- Inventor: Nigel C. Paver , Moinul H. Khan , Bradley C. Aldrich
- Applicant: Nigel C. Paver , Moinul H. Khan , Bradley C. Aldrich
- Applicant Address: BM Hamilton
- Assignee: Marvell International Ltd
- Current Assignee: Marvell International Ltd
- Current Assignee Address: BM Hamilton
- Main IPC: G06F9/302
- IPC: G06F9/302

Abstract:
Methods and apparatus for calculating Single-Instruction-Multiple-Data (SIMD) complex arithmetic. A coprocessor instruction has a format identifying a multiply and subtract instruction to generate real components for complex multiplication of first operand complex data and corresponding second operand complex data, a cross multiply and add instruction to generate imaginary components for complex multiplication of the first operand complex data and the corresponding second operand complex data, an add-subtract instruction to add real components of the first operand to imaginary components of the second operand and to subtract real components of the second operand from imaginary components of the first operand, and a subtract-add instruction to subtract the imaginary components of the second operand from the real components of the first operand and to add the real components of the second operand to the imaginary components of the first operand.
Public/Granted literature
- US20080270768A1 Method and apparatus for SIMD complex Arithmetic Public/Granted day:2008-10-30
Information query