Invention Grant
US07667477B2 Circuit for detecting and measuring noise in semiconductor integrated circuit 失效
用于检测和测量半导体集成电路噪声的电路

Circuit for detecting and measuring noise in semiconductor integrated circuit
Abstract:
Noise measuring circuitry of the present invention can be used to observe power supply noise waveforms, ground level noise waveforms, and a spatial distribution of noise at different positions in an integrated circuit having plural circuit blocks that perform digital signal processing, by being integrated into the integrated circuit (i.e., embedded), distributed at different positions. The distributed noise measuring circuitry can be manufactured using a CMOS process to manufacture the integrated circuit. The power supply noise measuring circuit and the ground level noise measuring circuit comprise a source follower, a select read out switch, and source-grounded amplifier. These noise measuring circuits can be configured by several (about 6) MOS transistors, so the layout for the measuring circuit can be small and can be achieved by using a logic gate circuit of the same size as that of a standard cell type logic gate circuit. As for the output of the noise measuring circuits, the output current of said source-grounded amplifier is connected to the current bus line, the outputted current is amplified and the amplified current is read by driving the external resistance load circuit. Plural noise measuring circuits can be connected parallel to the current bus line. Measuring multiple noise points in the main integrated circuit can be achieved by reading out the output current.
Information query
Patent Agency Ranking
0/0