Invention Grant
US07669034B2 System and method for memory array access with fast address decoder
有权
具有快速地址解码器的存储器阵列访问的系统和方法
- Patent Title: System and method for memory array access with fast address decoder
- Patent Title (中): 具有快速地址解码器的存储器阵列访问的系统和方法
-
Application No.: US11257932Application Date: 2005-10-25
-
Publication No.: US07669034B2Publication Date: 2010-02-23
- Inventor: David R. Bearden , George P. Hockstra , Ravindraraj Ramaraju
- Applicant: David R. Bearden , George P. Hockstra , Ravindraraj Ramaraju
- Applicant Address: US TX Austin
- Assignee: Freescale Semiconductor, Inc.
- Current Assignee: Freescale Semiconductor, Inc.
- Current Assignee Address: US TX Austin
- Agency: VanLeeuwen & VanLeeuwen
- Agent David G. Dolezal
- Main IPC: G06F12/00
- IPC: G06F12/00

Abstract:
A method and data processing system for accessing an entry in a memory array is provided using base and offset addresses without adding the base and offset addresses. PGZO encoding is performed on the address bits of the operands. The PGZO values are evaluated using wordline generators resulting in a plurality of possible memory array entry addresses. In parallel with the PGZO operations, a carry value is generated using other bits in the operands. The result of the carry operation determines which of the possible memory array entries is selected from the memory array.
Public/Granted literature
- US20070094479A1 System and method for memory array access with fast address decoder Public/Granted day:2007-04-26
Information query