Invention Grant
US07669037B1 Method and apparatus for communication between a processor and hardware blocks in a programmable logic device 有权
处理器与可编程逻辑器件中的硬件块之间的通信的方法和装置

Method and apparatus for communication between a processor and hardware blocks in a programmable logic device
Abstract:
Method and apparatus for communication between hardware blocks and a processor in a programmable logic device is described. A shared memory is provided along with a memory controller for controlling access to the shared memory. An interface is configured to receive auxiliary instructions from the processor, select the hardware blocks for the requested tasks in response to the auxiliary instructions, notify the hardware blocks of those tasks, and arbitrate access to the memory controller among the hardware blocks.
Information query
Patent Agency Ranking
0/0