Invention Grant
US07670761B2 Method of forming a fine pattern of a semiconductor device using a resist reflow measurement key
失效
使用抗蚀剂回流测量键形成半导体器件的精细图案的方法
- Patent Title: Method of forming a fine pattern of a semiconductor device using a resist reflow measurement key
- Patent Title (中): 使用抗蚀剂回流测量键形成半导体器件的精细图案的方法
-
Application No.: US12219214Application Date: 2008-07-17
-
Publication No.: US07670761B2Publication Date: 2010-03-02
- Inventor: Doo-youl Lee , Gi-sung Yeo , Han-ku Cho , Jung-hyeon Lee
- Applicant: Doo-youl Lee , Gi-sung Yeo , Han-ku Cho , Jung-hyeon Lee
- Applicant Address: KR Suwon-si, Gyeonggi-do
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR Suwon-si, Gyeonggi-do
- Agency: Lee & Morse, P.C.
- Priority: KR03-67434 20030929
- Main IPC: G03F1/00
- IPC: G03F1/00

Abstract:
In a resist reflow measurement key, and method of fabricating a fine pattern of a semiconductor device using the same, the resist reflow measurement key includes a first reflow key including a plurality of first pattern elements each having a first pattern with a first radius of curvature located on a first side of a first center line and a second pattern with a second radius of curvature located on a second side of the first center line, and a second reflow key including a plurality of second pattern elements each having a third pattern with a third radius of curvature located on a first side of a second center line and a fourth pattern with a fourth radius of curvature located on a second side of the second center line, the second reflow key being formed on a same plane of a substrate as the first reflow key.
Public/Granted literature
- US20080280381A1 Method of forming a fine pattern of a semiconductor device using a resist reflow measurement key Public/Granted day:2008-11-13
Information query