Invention Grant
- Patent Title: Metal interconnect structure and process for forming same
- Patent Title (中): 金属互连结构及其成型工艺
-
Application No.: US11652077Application Date: 2007-01-11
-
Publication No.: US07670947B2Publication Date: 2010-03-02
- Inventor: Tsang-Jiuh Wu , Syun-Ming Jang , Ming-Chung Liang , Hsin-Yi Tsai
- Applicant: Tsang-Jiuh Wu , Syun-Ming Jang , Ming-Chung Liang , Hsin-Yi Tsai
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Finnegan, Henderson, Farabow, Garrett & Dunner, LLP
- Main IPC: H01L21/4763
- IPC: H01L21/4763 ; H01L21/311

Abstract:
A process for forming an interconnect structure in a low-k dielectric layer includes etching to form trenches in the dielectric layer, removal of photoresist, and further etching to remove damaged portions of the dielectric layer in sidewalls of the trenches. An interconnect structure includes a low-k dielectric layer formed on a substrate, and a conductor embedded in the dielectric layer, the conductor having an edge portion with an inwardly rounded shape.
Public/Granted literature
- US20080171442A1 Metal interconnect structure and process for forming same Public/Granted day:2008-07-17
Information query
IPC分类: