Invention Grant
US07673119B2 VLIW optional fetch packet header extends instruction set space 有权
VLIW可选的提取包头扩展指令集空间

VLIW optional fetch packet header extends instruction set space
Abstract:
This invention is useful in a very long instruction word data processor that fetches a predetermined plural number of instructions each operation cycle. A predetermined one of these instructions is used as a special header. This special header has a unique encoding different from any normal instruction. When decoded this special header instructs decode hardware to decode this fetch packet in a special way. In one embodiment a bit field in the header signals the decode hardware whether to decode each instruction word normally or in an alternative way. The header may include extension opcode bits corresponding to each of the other instruction slots. In another embodiment another bit field signals whether to decode an instruction field as one normal length instruction or as two half-length instructions.
Public/Granted literature
Information query
Patent Agency Ranking
0/0