Invention Grant
US07675315B2 Output stage with low output impedance and operating from a low power supply 有权
输出级低输出阻抗,低功耗工作

Output stage with low output impedance and operating from a low power supply
Abstract:
A low-impedance output stage which operates from a low voltage power supply. In an embodiment, the output stage contains an operational amplifier and two PMOS transistors used in a feedback configuration resulting in low output impedance. The output stage may also include a capacitor connected between the output terminal of the output stage and the input of the PMOS transistor providing the output, resulting in an overall output impedance which remains low even at higher frequencies, thus enabling use of the output stage to drive capacitive loads without causing resonance.
Information query
Patent Agency Ranking
0/0