Invention Grant
- Patent Title: Memory circuit system having semiconductor devices and a memory
- Patent Title (中): 具有半导体器件和存储器的存储器电路系统
-
Application No.: US11738652Application Date: 2007-04-23
-
Publication No.: US07675803B2Publication Date: 2010-03-09
- Inventor: Takahiko Hara , Midori Morooka
- Applicant: Takahiko Hara , Midori Morooka
- Applicant Address: JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba
- Current Assignee: Kabushiki Kaisha Toshiba
- Current Assignee Address: JP Tokyo
- Agency: Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2006-119415 20060424
- Main IPC: G11C5/14
- IPC: G11C5/14

Abstract:
A semiconductor device includes a plurality of semiconductor chips and a memory device. The semiconductor chips are provided in a package. Each of the semiconductor chips includes a memory cell array having memory cells which stores data, an output buffer which outputs data read from the memory cell array to an exterior of the semiconductor chip and a control circuit which controls driving power of the output buffer. The memory device stores the number of semiconductor chips provided in the package. The control circuit controls the driving power according to the number of semiconductor chips stored in the memory device.
Public/Granted literature
- US20070246807A1 SEMICONDUCTOR DEVICE HAVING CHARGE ACCUMULATION LAYERS AND CONTROL GATES AND MEMORY CIRCUIT SYSTEM Public/Granted day:2007-10-25
Information query