Invention Grant
- Patent Title: Processor
- Patent Title (中): 处理器
-
Application No.: US10998012Application Date: 2004-11-29
-
Publication No.: US07676527B2Publication Date: 2010-03-09
- Inventor: Shunichi Kuromaru , Koji Okamoto , Junji Michiyama
- Applicant: Shunichi Kuromaru , Koji Okamoto , Junji Michiyama
- Applicant Address: JP Osaka
- Assignee: Panasonic Corporation
- Current Assignee: Panasonic Corporation
- Current Assignee Address: JP Osaka
- Agency: Wenderoth, Lind & Ponack, L.L.P.
- Priority: JPHEI9-149619 19970606
- Main IPC: G06F7/00
- IPC: G06F7/00

Abstract:
The present invention provides an arithmetic unit comprising an input register for storing externally input digital data as a P-bit digital data, an output register for storing a Q-bit digital data, and an output bit selecting means. The output bit selecting means is operable to receive the P-bit digital data which is output from the input register as a first input data, and the Q-bit digital data which is output from the output register as a second input data. The output big selecting means is further operable to select bits, values of which bits are to be output, among bits of the first input data and bits of the second input data, in accordance with a control data which is input from outside. The output bit selecting means is still further operable to output Q-bit digital data comprising the values of the selected bits to the output register. This arithmetic unit is suitable for being employed in an image processing system to perform the multiplexing processing or the demultiplexing processing for codes at high speeds.
Public/Granted literature
- US20050108307A1 Arithmetic unit Public/Granted day:2005-05-19
Information query