Invention Grant
US07676535B2 Enhanced floating-point unit for extended functions 有权
用于扩展功能的增强型浮点单元

Enhanced floating-point unit for extended functions
Abstract:
An embodiment of the present invention is a technique to perform floating-point operations. A floating-point (FP) squarer squares a first argument to produce an intermediate argument. The first and intermediate arguments have first and intermediate mantissas and exponents. A FP multiply-add (MAD) unit performs a multiply-and-add operation on the intermediate argument, a second argument, and a third argument to produce a result having a result mantissa and a result exponent. The second and third arguments have second and third mantissas and exponents, respectively.
Public/Granted literature
Information query
Patent Agency Ranking
0/0