Invention Grant
US07682915B2 Pre-epitaxial disposable spacer integration scheme with very low temperature selective epitaxy for enhanced device performance
有权
具有非常低温选择性外延的预外延一次性间隔物集成方案,以提高器件性能
- Patent Title: Pre-epitaxial disposable spacer integration scheme with very low temperature selective epitaxy for enhanced device performance
- Patent Title (中): 具有非常低温选择性外延的预外延一次性间隔物集成方案,以提高器件性能
-
Application No.: US12100644Application Date: 2008-04-10
-
Publication No.: US07682915B2Publication Date: 2010-03-23
- Inventor: Huajie Chen , Judson R. Holt , Kern Rim , Dominic J. Schepis
- Applicant: Huajie Chen , Judson R. Holt , Kern Rim , Dominic J. Schepis
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Gibb I.P. Law Firm, LLC
- Main IPC: H01L21/336
- IPC: H01L21/336

Abstract:
The embodiments of the invention provide a method, etc. for a pre-epitaxial disposable spacer integration scheme with very low temperature selective epitaxy for enhanced device performance. More specifically, one method begins by forming a first gate and a second gate on a substrate. Next, an oxide layer is formed on the first and second gates; and, a nitride layer is formed on the oxide layer. Portions of the nitride layer proximate the first gate, portions of the oxide layer proximate the first gate, and portions of the substrate proximate the first gate are removed so as to form source and drain recesses proximate the first gate. Following this, the method removes remaining portions of the nitride layer, including exposing remaining portions of the oxide layer. The removal of the remaining portions of the nitride layer only exposes the remaining portions of the oxide layer and the source and drain recesses.
Public/Granted literature
Information query
IPC分类: