Invention Grant
US07683426B2 High-voltage lateral DMOS device with diode clamp 有权
具有二极管钳位的高压横向DMOS器件

High-voltage lateral DMOS device with diode clamp
Abstract:
All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.
Information query
Patent Agency Ranking
0/0