Invention Grant
US07683464B2 Semiconductor package having dimpled plate interconnections 有权
具有凹版板互连的半导体封装

Semiconductor package having dimpled plate interconnections
Abstract:
A semiconductor package is disclosed. The package includes a leadframe having drain, source and gate leads, a semiconductor die coupled to the leadframe, the semiconductor die having a plurality of metalized source areas and a metalized gate area, a patterned source connection having a plurality of dimples formed thereon coupling the source lead to the semiconductor die metalized source areas, a patterned gate connection having a dimple formed thereon coupling the gate lead to the semiconductor die metalized gate area, a semiconductor die drain area coupled to the drain lead, and an encapsulant covering at least a portion of the semiconductor die and drain, source and gate leads.
Public/Granted literature
Information query
Patent Agency Ranking
0/0