An embodiment of a flash memory device comprises a cell array including memory cells coupled to bit lines, a decoder configured to decode successive logical column addresses into physical column addresses that are arranged non-sequentially, and a gate circuit to partially select the bit lines in response to the decoded addresses. Physically adjacent bit lines may be activated so that electrical coupling effects are eliminated by non-successively activating the bit lines.