Invention Grant
US07687365B2 CMOS structure for body ties in ultra-thin SOI (UTSOI) substrates 失效
CMOS结构,用于超薄SOI(UTSOI)衬底的体系结合

CMOS structure for body ties in ultra-thin SOI (UTSOI) substrates
Abstract:
The present invention provides a semiconducting structure including a substrate having an UTSOI region and a bulk-Si region, wherein the UTSOI region and the bulk-Si region have a same crystallographic orientation; an isolation region separating the UTSOI region from the bulk-Si region; and at least one first device located in the UTSOI region and at least one second device located in the bulk-Si region. The UTSOI region has an SOI layer atop an insulating layer, wherein the SOI layer has a thickness of less than about 40 nm. The bulk-Si region further comprises a well region underlying the second device and a contact to the well region, wherein the contact stabilizes floating body effects.
Public/Granted literature
Information query
Patent Agency Ranking
0/0