Invention Grant
US07688239B2 Fault detection apparatus for detecting failure of A/D converter due to loss of externally supplied clock signal
有权
用于由于外部提供的时钟信号的损失而检测A / D转换器的故障的故障检测装置
- Patent Title: Fault detection apparatus for detecting failure of A/D converter due to loss of externally supplied clock signal
- Patent Title (中): 用于由于外部提供的时钟信号的损失而检测A / D转换器的故障的故障检测装置
-
Application No.: US12077184Application Date: 2008-03-17
-
Publication No.: US07688239B2Publication Date: 2010-03-30
- Inventor: Hiromitsu Onoda
- Applicant: Hiromitsu Onoda
- Applicant Address: JP Kariya
- Assignee: Denso Corporation
- Current Assignee: Denso Corporation
- Current Assignee Address: JP Kariya
- Agency: Harness, Dickey & Pierce, PLC
- Priority: JP2007-073321 20070320
- Main IPC: H03M1/10
- IPC: H03M1/10

Abstract:
An A/D converter performs successive A/D conversion operations that are synchronized with respective periods of an externally supplied clock signal. A set of output digital data produced from the A/D converter, following each A/D conversion, is acquired a plurality of times in succession within an interval that extends to the start of the next A/D conversion operation. If identical sets of data are not obtained in the successive acquisitions, then it is determined that there is failure of the A/D converter due to loss of the external clock signal.
Public/Granted literature
Information query