Invention Grant
US07696602B2 Integrated circuit devices having fuse structures including buffer layers 失效
具有包括缓冲层的熔丝结构的集成电路器件

Integrated circuit devices having fuse structures including buffer layers
Abstract:
An integrated circuit device is provided including an integrated circuit substrate having a fuse region. A window layer is provided on the integrated circuit substrate that defines a fuse region. The window layer is positioned at an upper portion of the integrated circuit device and recessed beneath a surface of the integrated circuit device. A buffer pattern is provided between the integrated circuit substrate and the window layer and a fuse pattern is provided between the buffer pattern and the window layer. Methods of forming integrated circuit devices are also described.
Information query
Patent Agency Ranking
0/0