A power-on reset circuit includes a power detector to generate a detect voltage by detecting an internal voltage. An output unit outputs a power-up reset signal using the detect voltage. A delay unit is configured to delay the power-up reset signal and generate a delay voltage. A switch device is configured to be controlled using the delay voltage. A discharge unit discharges the detect voltage in response to the internal voltage and the power-up reset signal.