Invention Grant
- Patent Title: Processes and packaging for high voltage integrated circuits, electronic devices, and circuits
- Patent Title (中): 高压集成电路,电子设备和电路的处理和封装
-
Application No.: US11541429Application Date: 2006-09-29
-
Publication No.: US07709292B2Publication Date: 2010-05-04
- Inventor: Laurence P. Sadwick , Mohammad M. Mojarradi , Ruey-Jen Hwu , Jehn-Huar Chern
- Applicant: Laurence P. Sadwick , Mohammad M. Mojarradi , Ruey-Jen Hwu , Jehn-Huar Chern
- Main IPC: H01L21/02
- IPC: H01L21/02

Abstract:
The present invention includes processes and packaging for high voltage integrated circuits (ICs), high voltage electronic devices and high voltage electronic circuits which operate over a wide range of voltages, e.g., from tens of volts to tens of thousands of volts. The inventive processes and packaging are particularly suitable for integrating low or lower voltage circuits or transistors to form high voltage ICs, high voltage electronic devices and high voltage electronic circuits. The inventive processes and packaging are also particularly suitable for isolating high voltage electronics to achieve high breakdown voltages and for supporting high voltage operation. The inventive processes may be used with any suitable semiconductor materials using conventional semiconductor fabrication and related facilities.
Public/Granted literature
- US20080081423A1 Processes and packaging for high voltage integrated circuits, electronic devices, and circuits Public/Granted day:2008-04-03
Information query
IPC分类: