Invention Grant
- Patent Title: Method of erasing an EEPROM device
- Patent Title (中): 擦除EEPROM器件的方法
-
Application No.: US11401719Application Date: 2006-04-11
-
Publication No.: US07710787B2Publication Date: 2010-05-04
- Inventor: Seamus Paul Whiston , Denis J. Doyle , Mike O'Shea , Thomas J. Lawlor
- Applicant: Seamus Paul Whiston , Denis J. Doyle , Mike O'Shea , Thomas J. Lawlor
- Applicant Address: US MA Norwood
- Assignee: Analog Devices, Inc.
- Current Assignee: Analog Devices, Inc.
- Current Assignee Address: US MA Norwood
- Agency: Kenyon & Kenyon LLP
- Main IPC: G11C16/06
- IPC: G11C16/06 ; G11C16/10 ; G11C16/12 ; G11C16/14

Abstract:
A method for erasing an EEPROM cell which reduces the need for monitoring algorithms. The potential at the erase gate is initially raised and the potential at the control gate is lowered to cause FN tunneling through the erase gate. A subsequent soft programming step is employed to raise the potential at the control gate to a value sufficient to cause FN tunneling to start though the oxide of the transistor. A new memory device structure suitable for practicing this method employs a transistor having a floating gate, where a data value is stored as charged on the floating gate; a control gate; a control gate capacitor coupling the control gate to the floating gate; an erase gate; an erase gate capacitor coupling the erase gate to the floating gate; and an erase control circuit.
Public/Granted literature
- US20070237004A1 Method of erasing an EEPROM device Public/Granted day:2007-10-11
Information query