Invention Grant
US07715221B2 Apparatus for implementing domino SRAM leakage current reduction 失效
实现多米诺SRAM漏电流减少的装置

Apparatus for implementing domino SRAM leakage current reduction
Abstract:
A method and apparatus implementing domino static random access memory (SRAM) leakage current reduction include a local evaluation circuit coupled to true and complement bit lines of a pair of local SRAM cell groups, receives precharge signals and provides an output connected to a global dot line. A sleep input is applied to SRAM sleep logic and a write driver including sleep control. Data true and data complement outputs of the write driver are forced to a respective selected level to discharge the bit lines and global dot lines when the sleep input transitions high. Discharging the bit lines and global dot lines is implemented through gating in the write driver without requiring any additional devices in the local evaluation circuit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0