Invention Grant
US07721086B2 Packet-parallel high performance cryptography systems and methods 有权
分组并行高性能加密系统和方法

Packet-parallel high performance cryptography systems and methods
Abstract:
A cryptographic system (500) includes cryptographic sub-units (510) and associated input buffers (520) connected to a scheduler (530) and a reassembler (540). The scheduler (530) receives packets, where each of the packets includes one or more data blocks, and assigns each of the packets to one of the sub-units (510). The input buffers (520) temporarily store the packets from the scheduler (530). Each of the sub-units (510) performs a cryptographic operation on the data blocks from the associated input buffer (520) to form transformed blocks. The reassembler (540) receives the transformed blocks from the sub-units (510), reassembles the packets from the transformed blocks, and outputs the reassembled packets in a same order in which the packets were received by the scheduler (530).
Public/Granted literature
Information query
Patent Agency Ranking
0/0