Invention Grant
US07737759B2 Logarithmic linear variable gain CMOS amplifier 有权
对数线性可变增益CMOS放大器

Logarithmic linear variable gain CMOS amplifier
Abstract:
A logarithmic linear variable gain CMOS amplifier includes first and second differential pairs of transistors forming a differential input, with each differential pair of transistors including a common source node. A pair of diode-connected load transistors is connected to the first and second differential pairs of transistors, and a third differential pair of transistors is connected to the pair of diode-connected load transistors. The third differential pair of transistors include respective gates connected together and in parallel to gates of the first and second differential pairs of transistors. First and second current mirrors are respectively connected to the common source nodes of the first and second differential pairs of transistors for programmably injecting respective bias currents thereto, with a sum of the respective bias currents remaining constant.
Public/Granted literature
Information query
Patent Agency Ranking
0/0