Invention Grant
US07746606B2 ESD protection for integrated circuits having ultra thin gate oxides 有权
具有超薄栅极氧化物的集成电路的ESD保护

ESD protection for integrated circuits having ultra thin gate oxides
Abstract:
According to an exemplary embodiment, an integrated circuit includes a first circuit block having a first power bus. The integrated circuit further includes a second circuit block having a second power bus, where the first power bus is isolated from the second power bus. The integrated circuit further includes a first dedicated ESD bus, where the first dedicated ESD bus provides a discharge path from the first power bus to the second power bus and from the second power bus to the first power bus. The first power bus can be coupled to the first dedicated ESD bus by a first pair to bi-directional diodes, and the second power bus can be coupled to the first dedicated ESD bus by a second pair of bi-directional diodes.
Information query
Patent Agency Ranking
0/0