Invention Grant
US07751274B2 Extended synchronized clock 有权
扩展同步时钟

Extended synchronized clock
Abstract:
Some embodiments are directed to circuits comprising first and second PLLs. The first PLL generates a first clock signal based on a reference clock signal. The second PLL generates a second clock signal based on the reference clock signal and is synchronized with the first clock signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0