Invention Grant
US07752583B2 System for verification of digital designs using case-splitting via constrained internal signals 失效
用于通过限制内部信号通过案例分解验证数字设计的系统

System for verification of digital designs using case-splitting via constrained internal signals
Abstract:
A method of verifying a digital design is disclosed. The method comprises generating a reference model for a first digital design and creating an operational model for a second digital design, wherein the first digital design and the second digital design are intended to have a same logical function. A plurality of testcase types are then created by constraining one or more internal signals, and one or more test scripts representing the plurality of testcase types are produced. The method also includes verifying the second digital design with a testing simulation program by comparing results of the test scripts from the operational model and the reference model.
Information query
Patent Agency Ranking
0/0