Invention Grant
- Patent Title: Logic description library of differential input circuit
- Patent Title (中): 差分输入电路逻辑描述库
-
Application No.: US10986146Application Date: 2004-11-12
-
Publication No.: US07757199B2Publication Date: 2010-07-13
- Inventor: Hiroshi Miyazaki
- Applicant: Hiroshi Miyazaki
- Applicant Address: JP Yokohama
- Assignee: Fujitsu Semiconductor Limited
- Current Assignee: Fujitsu Semiconductor Limited
- Current Assignee Address: JP Yokohama
- Agency: Staas & Halsey LLP
- Priority: JP2004-224451 20040730
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
To present a logic description library of differential input circuit capable of expressing logically, in a differential input circuit, by including an input and output response characteristic depending on the voltage level of individual differential input signals in addition to an input and output response characteristic depending on the differential voltage between differential input signals. A logic description library 1a includes first detection logic primitive DPR1 and output control logic primitive OPR. A tristate buffer TBF functions as a buffer when first detection signal IS1 is at low level, and is controlled in a floating state when first detection signal IS1 is at high level. When at least either positive side logic input signal DINP or negative side logic input signal DINM is at undefined level, the first detection signal IS1 issued from inverter INV3 is at undefined level. Hence, output expectation value DOUT issued from output control logic primitive OPR is at undefined level.
Public/Granted literature
- US20060025979A1 Logic description library of differential input circuit Public/Granted day:2006-02-02
Information query