Invention Grant
- Patent Title: Semiconductor integrated circuit device and dummy pattern arrangement method
- Patent Title (中): 半导体集成电路器件和虚拟图案布置方法
-
Application No.: US11711783Application Date: 2007-02-28
-
Publication No.: US07772070B2Publication Date: 2010-08-10
- Inventor: Hiroyasu Kitajima , Hiroshi Furuta , Toshikatsu Jinbo
- Applicant: Hiroyasu Kitajima , Hiroshi Furuta , Toshikatsu Jinbo
- Applicant Address: JP Kanagawa
- Assignee: NEC Electronics Corporation
- Current Assignee: NEC Electronics Corporation
- Current Assignee Address: JP Kanagawa
- Agency: Foley & Lardner LLP
- Priority: JP2006-070203 20060315
- Main IPC: H01L21/8234
- IPC: H01L21/8234

Abstract:
A semiconductor integrated circuit device according to an embodiment of the present invention includes a functional circuit region including a functional circuit, a dummy region formed in a region other than the functional circuit region, and plural dummy MOSFETs formed in a dummy region and having a dummy gate electrode on a dummy diffusion layer, the plural dummy MOSFETs being arranged such that date rates of the dummy diffusion layer and dummy gate electrode are kept constant in a predetermined section.
Public/Granted literature
- US20070221957A1 Semiconductor integrated circuit device and dummy pattern arrangement method Public/Granted day:2007-09-27
Information query
IPC分类: