Invention Grant
US07772878B2 Parallel resistor circuit, on-die termination device having the same, and semiconductor memory device having the on-die termination device
有权
并联电阻电路，具有其的片上端接装置和具有片上终端装置的半导体存储器件
- Patent Title: Parallel resistor circuit, on-die termination device having the same, and semiconductor memory device having the on-die termination device
- Patent Title (中): 并联电阻电路，具有其的片上端接装置和具有片上终端装置的半导体存储器件
-
Application No.: US12346816Application Date: 2008-12-30
-
Publication No.: US07772878B2Publication Date: 2010-08-10
- Inventor: Chang-Kyu Choi
- Applicant: Chang-Kyu Choi
- Applicant Address: KR Gyeonggi-do
- Assignee: Hynix Semiconductor, Inc.
- Current Assignee: Hynix Semiconductor, Inc.
- Current Assignee Address: KR Gyeonggi-do
- Agency: IP & T Law Firm PLC
- Priority: KR10-2008-0063123 20080630
- Main IPC: H03K19/003
- IPC: H03K19/003
Abstract:
A parallel resistor circuit that can reduce an error of a resistance value, an on-die termination having the same, and a semiconductor device having the on-die termination device. The semiconductor memory device includes a calibration circuit configured to pull up or pull down a predetermined node and compare a voltage of the predetermined node with a reference voltage to generate calibration codes, by using parallel resistor units that are turned on or off in response to the calibration codes. An output driver is configured to terminate a data output node to a pull-up or pull-down level to output data, by using the parallel resistor units. At least one of the parallel resistor units having at least two resistivities includes resistors with different resistivities connected to each other in parallel.
Public/Granted literature
Information query
