Invention Grant
US07772917B2 Semiconductor device 失效
半导体器件

Semiconductor device
Abstract:
The well voltage of a CMOS circuit having low-threshold-voltage MOSFETs is controlled when the power supply is turned on, during normal operation, and when the supply voltage is cut off. The CMOS circuit can thus operate stably with lower power consumption, because latching-up is reduced when the supply voltage is applied to the CMOS circuit or when the supply voltage is cut off, and subthreshold current is decreased during normal operation.
Public/Granted literature
Information query
Patent Agency Ranking
0/0