Invention Grant
US07793070B2 Processing system implementing multiple page size memory organization with multiple translation lookaside buffers having differing characteristics 有权
处理系统实现具有不同特征的多个翻译后备缓冲器的多页大小存储器组织

Processing system implementing multiple page size memory organization with multiple translation lookaside buffers having differing characteristics
Abstract:
A processing system includes memory management software responsive to a translation lookaside buffer miss. The memory management software updates translation lookaside buffer information based on one or more missed virtual addresses. Entries of a first translation lookaside buffer are updated by the memory management software with information corresponding to the missed virtual addresses if memory page size information for the missed virtual addresses meet a first criterion. Entries of a second translation lookaside buffer are updated by the memory management software with information corresponding to the missed virtual addresses if memory page size information for the missed virtual addresses meet a second criterion. The first and second criterion may correspond to first and second memory page sizes supported by the respective translation lookaside buffers.
Information query
Patent Agency Ranking
0/0