Invention Grant
- Patent Title: Integrated circuit device and layout design method therefor
- Patent Title (中): 集成电路器件及其布局设计方法
-
Application No.: US12340247Application Date: 2008-12-19
-
Publication No.: US07795943B2Publication Date: 2010-09-14
- Inventor: Yutaka Toyonoh , Tomohide Miyagi
- Applicant: Yutaka Toyonoh , Tomohide Miyagi
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Robert D. Marshall, Jr.; W. James Brady; Frederick J. Telecky, Jr.
- Priority: JP2007-330215 20071221
- Main IPC: H03K3/00
- IPC: H03K3/00 ; H03K17/693

Abstract:
An integrated circuit device has multiple first circuit elements arranged in a first area. A signal distribution circuit that has multiple drive circuits is connected in the form of a tree structure and that distributes a common signal that is input to the starting point of said tree structure to each of the multiple first circuit elements through the same number of levels of drive circuits. At least some of the drive circuits of the tree structure are arranged one each in each of multiple second areas into which the first area is divided to include approximately the same number of the first circuit elements, and the common signal is supplied to the first circuit elements included in the second area where they are arranged.
Public/Granted literature
- US20090189641A1 INTEGRATED CIRCUIT DEVICE AND LAYOUT DESIGN METHOD THEREFOR Public/Granted day:2009-07-30
Information query