Invention Grant
US07800118B2 Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal display panel having the same
有权
具有减少的像素缺陷的阵列基板,其制造方法和具有该阵列基板的液晶显示面板
- Patent Title: Array substrate with reduced pixel defect, method of manufacturing the same and liquid crystal display panel having the same
- Patent Title (中): 具有减少的像素缺陷的阵列基板,其制造方法和具有该阵列基板的液晶显示面板
-
Application No.: US11957147Application Date: 2007-12-14
-
Publication No.: US07800118B2Publication Date: 2010-09-21
- Inventor: Jae-Seong Byun , In Sung Lee , Hoon-Kee Min , Hyun-su Lim
- Applicant: Jae-Seong Byun , In Sung Lee , Hoon-Kee Min , Hyun-su Lim
- Applicant Address: KR Gyeonggi-do
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR Gyeonggi-do
- Agency: Innovation Counsel LLP
- Priority: KR10-2004-0071570 20040908
- Main IPC: H01L33/42
- IPC: H01L33/42 ; G02F1/1343

Abstract:
An array substrate includes a transparent substrate, a switching element, an insulating layer and a pixel electrode. The switching element includes a gate electrode formed on the transparent substrate and connected to a gate line, a channel layer formed on the gate electrode and extended in a first direction, a source electrode formed on the transparent substrate and connected to a source line and a drain electrode formed on the channel layer to cover the channel layer. The insulating layer has a contact hole to partially expose the drain electrode and the transparent substrate. The pixel electrode is connected to the drain electrode through the contact hole. When the above array substrate is employed in a liquid crystal display panel, the array substrate reduces pixel defect.
Public/Granted literature
Information query
IPC分类: