Invention Grant
US07800451B2 Frequency adjustment for clock generator 有权
时钟发生器的频率调整

Frequency adjustment for clock generator
Abstract:
A fractional-N divider receives an input signal and supplies a divided signal divided in accordance with an integer divide control signal determined from a divide ratio. A phase interpolator is coupled to the fractional-N divider to adjust a phase of the divided signal according to a fractional portion of the divide ratio. The apparatus, responsive to a request for a frequency adjustment of the generated signal in a programmable number of steps, is configured to adjust the frequency of the generated signal from a beginning frequency to an ending frequency in the programmable number of steps by adjusting the supplied divide ratio at each step.
Public/Granted literature
Information query
Patent Agency Ranking
0/0