Invention Grant
US07800936B2 Latch-based random access memory 有权
基于锁存的随机存取存储器

Latch-based random access memory
Abstract:
A latch-based integrated circuit random access memory having selectable bit write capability that is less susceptible to disturbing data stored in unselected bits during write operations by utilizing an inhibit signal to block writing of the unselected bits.
Public/Granted literature
Information query
Patent Agency Ranking
0/0