Invention Grant
- Patent Title: Non-volatile memory device manufacturing process testing systems and methods thereof
- Patent Title (中): 非易失性存储器件制造工艺测试系统及其方法
-
Application No.: US12042316Application Date: 2008-03-04
-
Publication No.: US07802155B2Publication Date: 2010-09-21
- Inventor: Siew Sin Hiew , Charles C. Lee , I-Kang Yu , Abraham Chih-Kang Ma , Ming-Shiang Shen
- Applicant: Siew Sin Hiew , Charles C. Lee , I-Kang Yu , Abraham Chih-Kang Ma , Ming-Shiang Shen
- Applicant Address: US CA San Jose
- Assignee: Super Talent Electronics, Inc.
- Current Assignee: Super Talent Electronics, Inc.
- Current Assignee Address: US CA San Jose
- Agent Roger H. Chu
- Main IPC: G11C29/00
- IPC: G11C29/00

Abstract:
Systems and methods of manufacturing and testing non-volatile memory (NVM) devices are described. According to one exemplary embodiment, a function test during manufacturing of the NVM modules is conducted with a system comprises a computer and a NVM tester coupling to the computer via an external bus. The NVM tester comprises a plurality of slots. Each of the slots is configured to accommodate respective one of the NVM modules to be tested. The NVM tester is configured to include an input/output interface, a microcontroller with associated RAM and ROM, a data generator, an address generator, a comparator, a comparison status storage space, a test result indicator and a NVM module detector. The data generator generates a repeatable sequence of data bits as a test vector. The known test vector is written to NVM of the NVM module under test. The known test vector is then compared with the data retrieved from the NVM module.
Public/Granted literature
- US20080201622A1 Non-Volatile Memory Device Manufacturing Process Testing Systems and Methods Thereof Public/Granted day:2008-08-21
Information query