Invention Grant
US07804723B2 Semiconductor memory device with signal aligning circuit 有权
具有信号对准电路的半导体存储器件

Semiconductor memory device with signal aligning circuit
Abstract:
A signal aligning circuit includes a plurality of pads receiving input signals in parallel 1 bit by 1 bit; a first transferring unit for transferring the input signals as first signals in synchronization with a first clock signal of an internal clock, and transferring the input signals as second signals in synchronization with a second clock signal of the internal clock; a second transferring unit for transferring the first signals in synchronization with the second clock signal of the internal clock; and an aligning unit for aligning the first and second signals transferred from the first and second transferring units and outputting the aligned signal as output signals.
Public/Granted literature
Information query
Patent Agency Ranking
0/0