Invention Grant
- Patent Title: Method for forming side wirings
- Patent Title (中): 形成侧面布线的方法
-
Application No.: US12175650Application Date: 2008-07-18
-
Publication No.: US07807561B2Publication Date: 2010-10-05
- Inventor: Shigeru Mizuno , Takashi Kurihara , Akinori Shiraishi , Kei Murayama , Mitsutoshi Higashi
- Applicant: Shigeru Mizuno , Takashi Kurihara , Akinori Shiraishi , Kei Murayama , Mitsutoshi Higashi
- Applicant Address: JP Nagano-shi, Nagano
- Assignee: Shinko Electric Industries Co., Ltd.
- Current Assignee: Shinko Electric Industries Co., Ltd.
- Current Assignee Address: JP Nagano-shi, Nagano
- Agency: Drinker Biddle & Reath LLP
- Priority: JP2007-190040 20070720
- Main IPC: H01L21/44
- IPC: H01L21/44

Abstract:
After plural semiconductor elements are stacked to form a stacked body P, side wirings are formed on the side surface of the stacked body P, thereby manufacturing a semiconductor apparatus in which the respective semiconductor elements are electrically connected to one another. In this case, as the semiconductor element, a semiconductor element 10 is employed in which a gold wire 16 with its one end connected to an electrode terminal of the semiconductor element is extended out to the side surface. A conductive paste 36 containing conductive particles applied over a predetermined length of a transferring wire 30 is transferred to the side surface of the stacked body P so that the gold wires 16 extended out to the side surfaces of the semiconductor elements 10, 10, 10 are connected, thereby forming the side wirings.
Public/Granted literature
- US20090023247A1 METHOD FOR FORMING SIDE WIRINGS Public/Granted day:2009-01-22
Information query
IPC分类: