Invention Grant
US07808643B2 Determining overlay error using an in-chip overlay target 有权
使用片内覆盖目标确定覆盖错误

Determining overlay error using an in-chip overlay target
Abstract:
Overlay error between two layers on a substrate is measured using an image of an overlay target in an active area of a substrate. The overlay target may be active features, e.g., structures that cause the device to function as desired when manufacturing is complete. The active features may be permanent structures or non-permanent structures, such as photoresist, that are used define the permanent structures during manufacturing. The image of the overlay target is analyzed by measuring the light intensity along one or more scan lines and calculating a symmetry values for the scan lines. Using the symmetry values, the overlay error can be determined.
Public/Granted literature
Information query
Patent Agency Ranking
0/0