Invention Grant
US07809861B1 System memory map decoder logic 有权
系统内存映射解码逻辑

System memory map decoder logic
Abstract:
Methods and apparatus are provided optimizing system memory map decoder logic. A system is configured with multiple master and slave components. Using information known about the system configuration, optimized decoder logic can be configured. Critical path delay and system resource usage are reduced by optimizing decoder logic.
Information query
Patent Agency Ranking
0/0