Invention Grant
US07809889B2 High performance multilevel cache hierarchy 有权
高性能多级缓存层次结构

High performance multilevel cache hierarchy
Abstract:
A digital system is provided with a hierarchical memory system having at least a first and second level cache and a higher level memory. If a requested data item misses in both the first cache level and in the second cache level, a line of data containing the requested data is obtained from a higher level of the hierarchical memory system. The line of data is allocated to both the first cache level and to the second cache level simultaneously.
Public/Granted literature
Information query
Patent Agency Ranking
0/0