Invention Grant
US07811895B2 Method of manufacturing a semiconductor device having a stacked capacitor 有权
制造具有堆叠电容器的半导体器件的方法

  • Patent Title: Method of manufacturing a semiconductor device having a stacked capacitor
  • Patent Title (中): 制造具有堆叠电容器的半导体器件的方法
  • Application No.: US12464209
    Application Date: 2009-05-12
  • Publication No.: US07811895B2
    Publication Date: 2010-10-12
  • Inventor: Shinpei Iijima
  • Applicant: Shinpei Iijima
  • Applicant Address: JP Tokyo
  • Assignee: Elpida Memory, Inc.
  • Current Assignee: Elpida Memory, Inc.
  • Current Assignee Address: JP Tokyo
  • Agency: Young & Thompson
  • Priority: JP2004-330715 20041115
  • Main IPC: H01L21/20
  • IPC: H01L21/20
Method of manufacturing a semiconductor device having a stacked capacitor
Abstract:
A stacked capacitor in a memory cell has a bottom electrode made of a metal or metal compound, a capacitor insulation film and a top electrode made of a metal or a metal compound. The capacitor insulation film includes an aluminum oxide film having a thickness of 2 to 4 nm and in contact with the bottom electrode, and an overlying hafnium oxide film having a thickness of 3 to 6 nm. The stacked capacitor has a higher resistance against a biased temperature test.
Information query
Patent Agency Ranking
0/0