Invention Grant
- Patent Title: Non-volatile memory serial core architecture
- Patent Title (中): 非易失性存储器串行核心架构
-
Application No.: US11944535Application Date: 2007-11-23
-
Publication No.: US07817470B2Publication Date: 2010-10-19
- Inventor: Jin-Ki Kim
- Applicant: Jin-Ki Kim
- Applicant Address: CA Ottawa, Ontario
- Assignee: MOSAID Technologies Incorporated
- Current Assignee: MOSAID Technologies Incorporated
- Current Assignee Address: CA Ottawa, Ontario
- Agency: Border Ladner Gervais LLP
- Agent Shin Hung
- Main IPC: G11C11/34
- IPC: G11C11/34 ; G11C16/04

Abstract:
A memory system having a serial data interface and a serial data path core for receiving data from and for providing data to at least one memory bank as a serial bitstream. The memory bank is divided into two halves, where each half is divided into upper and lower sectors. Each sector provides data in parallel to a shared two-dimensional page buffer with an integrated self column decoding circuit. A serial to parallel data converter within the memory bank couples the parallel data from either half to the serial data path core. The shared two-dimensional page buffer with the integrated self column decoding circuit minimizes circuit and chip area overhead for each bank, and the serial data path core reduces chip area typically used for routing wide data buses. Therefore a multiple memory bank system is implemented without a significant corresponding chip area increase when compared to a single memory bank system having the same density.
Public/Granted literature
- US20080123423A1 NON-VOLATILE MEMORY SERIAL CORE ARCHITECTURE Public/Granted day:2008-05-29
Information query